This article presents a generalized approach toward the dc-link voltage switching ripple analysis in the two-level multiphase pulsewidth modulation (PWM) voltage source inverters with a balanced load. Since the voltage ripple is one of the crucial sizing criteria for a dc-link capacitor, a simple and practical equation for designing the dc-link capacitor, based on the maximum (peakto-peak) value of the dc-link voltage ripple, has been proposed for the multiphase inverters. The amplitude of the dc-link voltage switching ripple is analytically derived as a function of operating conditions. The effect of the number of phases on the dc-link capacitor size is investigated as well. It is found that considering the same total output current, the dc-link capacitor size is reduced by increasing the number of phases up to seven. However, from the point of view of the dc-link capacitor size, there are no benefits of further increasing the number of phases. Reference is made to two commonly used modulation strategies-sinusoidal PWM and continuous symmetric centered PWM (i.e., space vector). The mathematical models are derived with an aim to provide the precise dc-link capacitor sizing and hence improve the power density of the whole system. The comparison of different phase numbers has been made. Proposed theoretical developments are verified by the simulation and experimental tests.
I. INTRODUCTION
N OWADAYS, highly reliable and efficient power electronics, as well as a low operational and maintenance cost, are the major requirements set by the industry. Besides active semiconductor power devices, capacitors are another type of components that fail more frequently than other components in the power electronic systems [1] , [2] . Therefore, huge research interest has been recently devoted to the dc-link capacitor optimization. This is particularly important for the applications of multiphase machines such as in electric vehicles, where the volume, fault tolerance, weight, and cost are of crucial importance. Therefore, the reduction of the dc-link capacitor size (and not increase) is an additional benefit. Manuscript The challenges in the design and selection of the dc-link capacitors could be considered from different perspectives, such as the trends for reduction of weight and volume, high reliability for exposure to harsh environments (high ambient temperature, high humidity, etc.), the prevention of overheating, the extension of lifetime, and the cost reduction [3] . In order to overcome the above challenges, it is necessary to carry out a detailed analysis of inverter's input variables since the dc-link capacitor is usually sized and selected according to their ripple profiles.
The presence of high ripple currents on the dc-link side causes the increase of capacitor's core temperature and, thus, accelerates the degradation of the capacitor itself. This is why many recent studies have focused on the root mean square (rms) calculations and the spectral analysis of the input current. Dominantly, the analysis refers to the two-level three-phase inverters. In [4] - [6] , the rms value of the dc-link capacitor current is calculated by using the time-domain approach. In [7] - [9] , the dc-link current spectra are described by a double Fourier series. A new pulsewidth modulation (PWM) strategy, called extended double carrier PWM, for a two-level three-phase inverter has been proposed in [10] aiming at reducing the rms current flowing through the dc-link capacitors. The rms values and frequency spectra of the capacitor current in the three-phase EV drive systems are analyzed in [11] with respect to the three modulation strategies and various operating conditions. A generalized approach for determining the harmonic spectrum of the dc-link capacitor currents in different two-and three-level voltage source inverter (VSI) topologies has been developed in [12] . The calculation of the dc-link capacitor rms current and current spectrum comparison considering ac current ripple have been achieved in [13] .
The rms calculations of the input current have been extended to the two-level multiphase inverters as well. For example, in [14] the impact of classical PWM modulation, with and without common mode injection on the rms value of the dc-link current has been studied for the dual three-phase induction machine. A PWM strategy dedicated to the minimization of the rms of the dc-link current in dual three-phase drive has been compared in [15] with the more conventional PWM techniques. It has been shown that the PWM strategies have different effects on the rms of the dc-link current and on the quality of the output current. However, both constraints have to be taken into account for the dc-link capacitor sizing. The rms value of the input current ripple is derived in [16] for a six-phase drive system. As an alternative solution to the six-phase drive system, double winding and dual inverter fed ac drive systems are considered, and the input current ripple is compared among several modulations. In [17] , it has been shown that if a square-wave VSI control is used, the increase of the phase number allows decrease of the rms value of the dc-link current. The comparison of a square wave and a PWM control through spectral analysis is conducted for a seven-phase drive. The rms calculations of the input current ripple in the nine-phase PWM inverter are carried out in [18] . In [19] , it is shown that the rms of the input current ripple can be reduced by increasing the phase number from three to five. It also shows that when the phase number is higher than nine then no significant reduction of the input current ripple was proven.
Unlike the input current, the input (dc-link) voltage has been analyzed less. The peak-to-peak voltage ripple calculations are useful for sizing the dc-link capacitor precisely, allowing thus, more stringent requirements on the dc-link capacitor size reduction to be met. Apart from this, the maximum of the dc-link voltage switching ripple amplitude could have additional specific restrictions to limit switching noise, electromagnetic interferences, and voltage stress on the dc bus components. Still, most of the research related to the dc-link voltage has been devoted to the three-phase cases. For example, the peak-to-peak voltage ripple envelope is calculated in [20] as a function of modulation index, output current, and output-phase angle when space vector modulation is applied. The theoretical developments are further used for the dc-link capacitor design. The effect of the unbalanced load conditions on the input current and dc-link voltage, in three-phase VSIs, has been presented in [21] . In [22] , the dc-link current and the voltage ripple are calculated for inverters and rectifiers in the hybrid electric vehicle converter/inverter systems, operated by sinusoidal PWM (SPWM) and six-step modulation.
Referring to the multiphase inverters, the input dc-link voltage ripple analysis has been significantly less investigated. The calculation of the input current and voltage ripple rms values, for the five-phase inverters, has been reported in [23] . Different modulation techniques are considered, and it is shown that the rms value of the input current ripple is practically independent of it. However, for the dc-link voltage ripple rms value it is concluded that it is minimal for SPWM (which is different to the three-phase case). The peak-to-peak (rather than rms) dc-link voltage ripple amplitude for the five-phase VSIs has been preliminarily derived in [24] when the space vector modulation is applied. Its maximum value has been shown as a function of modulation index for different output phase angles. Simulations are shown, but the experimental proofs are not reported. Similarly, the dc-link voltage switching ripple amplitude has been calculated for the seven-phase VSIs in [25] . The analytical developments are supported by the simulation results only.
Therefore, the most of the analyses of the multiphase inverters have been related to the rms calculations of the input current ripple, and only two preliminary analyses related to the dc-link peak-to-peak voltage ripple analysis in the multiphase drives have been performed. Apart from the experimental proofs, a generalization and a fair comparison among the different cases are missing and, hence, are performed here.
In this article, the analysis of the dc-link voltage switching ripple for the two-level multiphase PWM VSIs with an odd number of phases, equal or greater than three, has been presented considering the balanced load conditions. The peak-to-peak value of the ripple has been considered. Being an intermediate variable in calculating the dc-link voltage ripple, the inverter input current calculation has been revised in Section II. A short review of the applied modulation techniques is provided afterwards. In Section III, the dc-link voltage switching ripple has been evaluated, focusing particularly on the fiveand seven-phase case. The peak-to-peak voltage ripple amplitude is analytically determined over the fundamental period as a function of operating conditions for the two applied modulation techniques. In Section IV, different diagrams of the normalized peak-to-peak voltage ripple amplitude are shown, and the maximum of the voltage ripple amplitude is numerically determined as a function of modulation index. The comparison of voltage switching ripple in terms of the voltage ripple envelope and its maximum value has been provided considering also higher phase numbers. The effect of applied modulations on the maximum value of the dc-link voltage switching ripple has been analyzed as well.
The capacitor size is designed according to the voltage switching ripple requirements, and the effect of the number of phases on the sizing has been discussed. In Section V, numerical simulations and the complete set of experimental tests for both five-and seven-phase inverter topologies are performed in order to verify the theoretical developments. Finally, the main results are summarized in Section VI.
II. BASIC INVERTER EQUATIONS

A. General Remarks
The multiphase (n phase, n is generally considered here as an odd number) VSI topology supplying a star connected balanced passive-or motor-load is presented in Fig. 1 . The inverter is supplied by a dc-link voltage v, supposed to be almost constant (v ≈ V), determined by a dc voltage source V dc and a series dc impedance Z dc , representing an input filter (i.e., a dc reactor) or a resistive dc supply.
Considering the linear modulation region, the reference inverter phase voltages are sinusoidal and symmetrical, corre-
where Θ = ωt, ω = 2π/T is the fundamental angular frequency, T is the fundamental period, and m is the inverter modulation index, defined as the ratio between the amplitude of the desired phase voltage V 0 and V, i.e., m = V 0 /V. Considering SPWM output voltages (1) for balanced load and neglecting the output current ripple, the corresponding n-phase output currents are sinusoidal and symmetrical as well
where I 0 is the output current amplitude and ϕ is the output phase angle.
B. Short Review of Applied Modulations
For the dc-link voltage ripple evaluation developed in the next sections, two commonly used modulation techniques SPWM and continuous symmetric centered PWM (CPWM) [equivalent to space vector modulation (SVM)] are considered. Therefore, a short review of them follows.
The general n-phase reference signals are obtained using n fundamental sinusoidal signals (1) , which are summed with an appropriate common-mode injected signal v i and expressed as follows:
(3) The injected signal is equal to 0 in the case of SPWM. Consequently, the reference signals correspond to the sinusoidal voltages given by (1) .
In the case of CPWM (equivalent to SVM), the centering process is called "min-max" injection, assuming the form
where
Since the timing waveforms have the same pattern in Sector I, as in other sectors as well, the following evaluation can be reduced to the first sector of the SV diagram, or first π/n radians. From the mutual order of the reference signals in the first sector, the application times for the five-phase and seven-phase VSIs can be derived for both SPWM and SVM and they are summarized in Table I [26] , [27] .
The table is identical for SPWM and SVM except for the time-sharing of the null configuration between the application times of the two redundant switching states. In case of the so-called "centered modulation" (CPWM, equivalent to SVM) the total application time of the zero state (t 0 + t n ) is equally distributed among two zero space vectors. Therefore, (according to the notation in Table I ) t 0 = t 5 (five-phase VSIs) and t 0 = t 7 (seven-phase VSIs). Corresponding application times, t 0 (t 5 ) and t 0 (t 7 ), determined in the half period T sw /2, are given in Table II . The limit of the linear modulation range is given according to the generalized expression for n phases, (n is odd number) m max = 1/[2 cos(π/(2n))] [28] . 
C. Inverter Input Current Analysis
The instantaneous input current i(t) can be generally expressed by three components: dc (average) component I = I dc , low-frequency component (hundreds Hz), and high-frequency (switching frequency, 1-20 kHz) component Δi(t). Considering balanced load conditions, the low-frequency component is zero, and the inverter input current contains only the dc (average) and the high-frequency component, written as follows:
Under the assumption that the inverter power switches are ideal, the input current averaged over the switching period T sw can be obtained on the basis of the input/output power balance. Therefore, the average input current is as follows:
The input current can be calculated from the switching intervals when the energy is transferred from the input to the output. Therefore, the input current is the sum of n inverter leg currents, where each leg current is defined as a product of the binary switching function S k = [0, 1], k = 1, 2, …, n (where "1"/"0" corresponds to the "ON"/"OFF" state of the upper switch in particular leg), and corresponding output current. Consequently, the input current can be expressed as follows:
The switching frequency input current component can be easily calculated utilizing (5)- (7) as
Due to the symmetry of the inverter input current waveforms, the analysis can be limited to 1/(2n) of the fundamental period [T/(2n)], i.e., the first π/n radians.
III. DC-LINK VOLTAGE RIPPLE EVALUATION
A. DC-Link Voltage Components
Similar to the inverter input current, the instantaneous dclink voltage can be expressed by three relevant components: dc (average) component V, low-frequency component, and high-frequency (switching frequency) component Δv. The lowfrequency dc-link voltage component is zero in the considered case of balanced load since it results from the corresponding current component. As a consequence, the instantaneous dc-link voltage is expressed as follows:
In case of presence of the series dc supply resistance R dc , the average component V is calculated by subtracting the voltage drop on the dc supply resistance R dc from the dc supply voltage V dc (see Fig. 1 ) as follows:
The peak-to-peak amplitude of the switching frequency dclink voltage component Δv pp can be defined as the difference between its maximum and minimum value within a switching period
Due to the symmetry among the n phases in the considered case of sinusoidal balanced output currents, only one phase (the first) is examined in the following analysis.
B. Peak-to-Peak Voltage Ripple Evaluation
The peak-to-peak amplitude of the switching frequency dc-link voltage component Δv pp can be evaluated on the basis of the switching frequency current component Δi. An equivalent circuit of the dc-link inverter side at the switching frequency is shown in Fig. 2 . In particular, the equivalent dc source impedance Z dc and the reactance 1/(2πf sw C) of the dc-link capacitor C are connected in parallel. Assuming that the capacitor reactance is much smaller than the equivalent dc source impedance calculated at the switching frequency (f sw = 1/T sw ), the whole switching frequency current ripple component (Δi) can be assumed to circulate only through the dc-link capacitor. In this case, only the capacitance is determining the voltage switching ripple.
In general, any real capacitor can be modeled as a series connection of an ideal capacitor (C), an equivalent series resistance (ESR), and the equivalent series inductance (ESL or L s ). To understand the effect of the ESR and L s on the dc-link voltage ripple, the total impedance of the capacitor Z c should be taken into account. Fig. 3 shows the impedance Z c characteristic of the adopted film capacitor for the two values of the ESR. The impedance Z c is calculated as follows:
The strong dependence of the dc-link capacitor impedance on the frequency is obvious. A reasonable criterion to establish if L s should be considered for voltage ripple calculation could be the comparison of the switching frequency (f sw ) with the self-resonance frequency (f r ). Similarly, to establish if ESR has to be considered, a comparison between the ESR and the value of L s /C, i.e., the intersection depicted in Fig. 3 , should also be made. It can be noticed in Fig. 3 that for the switching frequencies well below the self-resonant frequency of the dc-link capacitor, its inductive reactance is negligible comparing to the capacitive reactance, and the same applies to the ESR if it has similar or lower value comparing to L s /C. In case of inverter-fed drives, the maximum switching frequency is usually 15-20 kHz. If a dc-link film capacitor in the order of few hundred microfarad is considered, with L s in order of few tens nanohenry, the resulting self-resonance frequency is always higher than switching frequency. Hence, for the considered cases, the effect of capacitor's parasitic components on the dc-link voltage ripple is negligible at the switching frequency.
On the basis of the previous considerations, only the dc-link capacitance can be considered to determine the dc-link voltage ripple. In particular, the voltage excursion can be calculated within each application time interval t k (determined in Tables I  and II) 
The global peak-to-peak dc-link voltage ripple amplitude Δv pp is obtained by combining different Δv k pp and finding the maximum within the switching period, as given in the following.
Due to the periodicity of the input current i(t) waveform, the evaluation of the voltage ripple can be reduced to the phase angle range 0 ≤ ϑ ≤ π/n (or the first sector of SV diagram). Within the first sector, depending on the value of I dc , n-1 different cases can be distinguished. In Fig. 4 , the peak-to-peak dc-link voltage variation Δv pp and an example of possible instantaneous input current i(t) waveform [blue staircase waveform with flat (horizontal) staircase treads] are depicted in one switching period. In general, the instantaneous input current i(t) is calculated by (7) . Note that the output current ripple is neglected in the following analysis. As a consequence, the staircase treads shown in Fig. 4 can be considered flat. It will be shown later that the omission of the output current ripple for the dc-link current and voltage ripple analysis was reasonable.
In order to analytically determine the dc-link peak-to-peak voltage ripple amplitude, two different multiphase schemes are further addressed. In particular, the five-phase and seven-phase VSI topologies are analyzed next, being the three-phase case already examined in [20] .
1) Five-Phase Case: Regarding the five-phase inverter, the evaluation of the voltage ripple can be reduced to the phase angle  TABLE III  PEAK-TO-PEAK DC-LINK VOLTAGE RIPPLE AMPLITUDE IN EACH SUBINTERVAL WITHIN THE FIRST SECTOR, CONSIDERING FIVE-PHASE VSI  AND BOTH MODULATION TECHNIQUES (SVM AND SPWM) range 0 ≤ ϑ ≤ π/5. The following analysis refers to Fig. 4 (left) . Depending on the value of I dc , and if SVM is applied (same as CPWM, t 0 = t 5 ), four different cases can be distinguished and corresponding peak-to-peak dc-link voltage variations can be expressed as follows.
Case C:
The global peak-to-peak dc-link voltage ripple amplitude Δv pp is obtained by finding the maximum value of possible cases, i.e., max{Δv A pp · · · Δv D pp }, according to Fig. 4 (left) . When SPWM is applied, there is an additional case.
The final equations obtained after analytical derivations, for each subsector within the first sector, are presented in Table III . Note that for calculation of the final results given in Table III,  the values from Tables I and II , as well as (2), (6) , and (7) should be used. In order to emphasize the influence of the modulation strategy, the dc-link peak-to-peak voltage ripple amplitude can be normalized introducing r pp , according to
Normalized peak-to-peak voltage ripple amplitudes r SVM pp and r SPWM pp can be defined by (14) with reference to Δv SVM pp and Δv SPWM pp for SVM (CPWM) and SPWM, respectively.
2) Seven-Phase Case:
Regarding the seven-phase inverter, the evaluation of the voltage ripple can be reduced to the phase angle range 0 ≤ ϑ ≤ π/7. In Fig. 4 (right) , the peak-to-peak dc-link voltage variation Δv pp and the instantaneous input current i(t) (blue staircase line) are depicted in one switching period. Depending on the value of I dc , if SVM is applied (same as CPWM, t 0 = t 7 ), six different cases can be distinguished, and corresponding peak-to-peak dc-link voltage variations can be calculated as follows.
Case A:
Case D:
When SPWM is applied, there is an additional case. Case G:
According to Fig. 4 (right) , the global peak-to-peak dc-link voltage ripple amplitude for the SVM and SPWM method (Δv SVM pp and Δv SPWM pp ) is again obtained by finding the maximum value of possible cases, i.e., max{Δv A pp · · · Δv G pp }. By using (14), the normalized peak-to-peak voltage ripple amplitudes are defined as well. The equations obtained after analytical derivations, for each subsector within the first sector, are presented in Table IV . Application times t k for the seven-phase system, given in Tables I and II , as well as (2), (6) , and (7) are used for obtaining these analytical values.
IV. DC-LINK VOLTAGE RIPPLE COMPARISON IN MULTIPHASE INVERTERS
A. Peak-to-Peak Voltage Ripple Amplitude
For the dc-link capacitor's design and selection purposes, it is of importance to understand behavior of the peak-to-peak voltage ripple amplitude and to identify its maximum value. In order to predict the ripple behavior, Fig. 5 shows the normalized function of the dc-link voltage ripple amplitude for three-, five-, and seven-phase VSIs. For five-and seven-phase cases, the evaluation is done on the basis of the analysis presented in the previous sections, whereas for the three-phase case the evaluation is done according to [20] , and it is used here for the sake of comparison of different phase numbers.
For all considered topologies, the ripple normalization is given according to (14) . Three values of modulation index (m = 1/4, 1/3, and 1/2) and two power phase angles are considered. In particular, ϕ = 20°and ϕ = 70°have been chosen to approximately represent the usual phase angle range for an induction motor, corresponding to rated and no-load conditions, respectively. An additional intermediate angle (ϕ = 45°) will also be considered for further analysis.
The results are shown in Fig. 5 with reference to both SPWM and SVM (solid and dashed lines, respectively). The impact of the applied modulation techniques is evident in case of a three-phase inverter. A significant reduction in the voltage ripple amplitude can be noted due to the centering performed in the SVM (CPWM), especially for lower power phase angles. It leads to the conclusion that SVM (or CPWM) is preferable modulation for the three-phase inverters from the point of view of the dc-link voltage ripple requirements and the dc-link capacitor sizing. However, no significant influence of CPWM on the voltage ripple amplitude is shown in the case of five-and seven-phase inverters.
A wide excursion of the normalized voltage ripple is noticeable, generally ranging between 0 and 0.22. Yet, it is evident that by increasing the number of phases the voltage ripple amplitude profile becomes more flat and uniform. Unlike the three-phase case, in five-and seven-phase cases, increasing the power phase angle, the voltage ripple amplitude is significantly reduced. In presented cases, the amplitude is half reduced, and the reduction is better noticeable for a higher number of phases.
B. Maximum of the Peak-to-Peak Voltage Ripple Amplitude
For a fair comparison of inverter topologies with different phase numbers, the same output power should be considered. For this reason, the total output current nI o is introduced (that is proportional to the apparent power), and a "per-phase" normalization of the dc-link peak-to-peak voltage ripple is defined as
being r ppn = r pp n and n the number of phases. The maximum of the per phase normalized peak-to-peak voltage ripple amplitude r ppn , as a function of modulation index, is obtained numerically and shown in Fig. 6 , considering the same phase angles as in Fig. 5 with the additional intermediate point ϕ = 45°to better cover the considered range. Numerical analysis is extended to Fig. 5 . Normalized peak-to-peak dc-link voltage ripple amplitude r pp (ϑ) over its period for three-, five-, and seven-phase VSIs, considering three modulation indices, m = 1/4, 1/3, and 1/2, two output phase angles ϕ = 20°(left column) and ϕ = 70°(right column), with SPWM and SVM (continuous and dashed lines, respectively). the higher number of phases in order to provide the comparative evaluation of the peak-to-peak voltage ripple amplitude behavior in the two-level multiphase inverters and support general conclusions on the dc-link capacitor sizing.
The following observations are worth noting on the maximum peak-to-peak voltage ripple amplitude (r ppn ) displayed in Fig. 6 . First, the maximum of dc-link voltage ripple amplitude is decreasing when the number of phases increases. The reduction is significant when the number of phases increases from three to five, and less significant when it increases to seven. Finally, no practical difference in the maximum voltage ripple is obtained for the number of phases higher than seven.
Referring to the three-phase case, the maximum of the normalized peak-to-peak voltage ripple amplitude is almost the linear function of modulation index. A slight increase of the maximum value can be noticed when increasing the output phase angle. However, for five-and seven-phase cases, the global maximum of the voltage ripple amplitude slightly reduces when the phase 7) .
These diagrams are particularly useful for the dc-link capacitor design, proposed in the following section.
According to Fig. 6 , global maximum r max ppn for different phase numbers is presented in Table V . It is evident that considering the same total output current (apparent power), the maximum value of the dc voltage ripple amplitude reduces with the increase of the phase number up to seven, but not for the higher number of phases.
C. DC-Link Capacitor Design
In this section, the capacitor size is designed based on the voltage switching ripple requirements Δv * pp by assuming that at given switching frequency (at least in order of kilohertz), the dc source impedance (Z dc ) is much higher than the capacitor reactance (1/(2πf sw C)). As discussed, under this assumption, dc voltage ripple is determined only by the size of the dc-link capacitor (see Fig. 2 ). By observing Fig. 6 and considering r max ppn given by Table V , a simple formula for the dc-link capacitor design is obtained on the basis of (15), by specifying the desired Δv * pp as
Of course, the worst-case scenario should be considered for the final design of capacitor. As an example, the five-phase VSIs is analyzed in the following.
According to Table V , the angle ϕ = 20°(motor around the rated power conditions) should be considered because the maximum of the peak-to-peak voltage ripple amplitude (normalized per total output current) r max ppn reaches the highest value of 0.0361. If given the values of the output current of an inverter, its switching frequency and the required peak-to-peak voltage switching ripple, the dc-link capacitor can be chosen based on (16) as
The given example shows that (16) can be used straightforward in the case of any multiphase VSI topology where n ≥ 3. 
V. RESULTS
Theoretical developments shown in the previous sections are verified by the numerical simulations and experimental tests. Circuit simulations are performed by MATLAB/Simulink considering five-and seven-phase inverters with balanced loads. Multiphase passive loads have been preferred to motor load for a better stability of the measured voltage switching ripple profile. However, regardless of whether the load is a passiveor a motor-load, if the output currents are almost sinusoidal and balanced (and the output current ripple is not severe) the proposed analysis of the dc-link input current and voltage is the same. The simulation parameters, summarized in Table VI , are set to match the corresponding experimental setup parameters. The two output phase angles of interest are obtained by using the two different sets of passive balanced R-L load impedances, having the parameters shown in Table VII .
The hardware setup consists of a custom-made VSI, with up to eight phases. It is based on Infineon FS50R12KE3 insulated-gate bipolar transistor (IGBT) modules (50 A, 1200 V). For control implementation, dSpace ds1006 real-time platform, directly programmable from MATLAB/Simulink, is used. The PWM signals are generated using ds5101 board, as a part of the dSpace system. Sampling frequency in all cases is 2 kHz. The inverter dead time value is 6 μs. The dc supply voltage is provided from the external dc source Sorensen SGI 600/25. The Z dc impedance is added between the dc source and the dc-link. Equivalent value of the two dc-link film capacitors connected in parallel is 200 μF. The experimental setup is shown in Fig. 7 .
Tektronix oscilloscope MSO2014 with P5205A differential voltage probe was used for the measurement. In order to clean the waveforms and eliminate the switching spikes, the low-pass filter with a cut-off frequency of 1 MHz has been applied in the postprocessing of the experimental data. In addition, to remove the small low frequency components, FFT was applied. Figs. 8 and 9 show simulations (blue traces) and experimental results (gray traces) together with the analytically calculated voltage ripple envelopes for the five-phase inverter when SPWM and SVM are applied, respectively. The two values of modulation index m = 1/4 and 1/2 are considered for two output phase angles ϕ = 20°(left column) and ϕ = 70°(right column). The peak-to-peak envelopes are calculated as shown in Section III, as the half of the peak-to-peak voltage ripple amplitude, Δv pp (t)/2. Figs. 10 and 11 show the simulations (blue traces) and the experimental results (gray traces) together with the calculated voltage ripple envelopes for the seven-phase inverter when SPWM and SVM are applied, respectively. Again, the two values of modulation index m = 1/4 and 1/2 are considered for the two output phase angles ϕ = 20°(left column) and ϕ = 70°( right column). The instantaneous dc-link voltage switching ripple Δv(t) is shown together with the peak-to-peak envelope that is calculated as one half of the peak-to-peak voltage ripple amplitude Δv pp (t)/2.
In all cases, numerical simulations show perfect matching between the dc voltage ripple and theoretically calculated envelope. Experimental results are also in good agreement with both theoretical and simulation results. Note that an ideal dc-link capacitor has been primarily considered in the simulations. In order to show the effect of the capacitor's parasitic components on the dc-link voltage ripple, the simulations have also been performed considering a real-world capacitor model (a seriesconnected RLC circuit). An equivalent dc circuit of an analyzed inverter when a real dc-link capacitor's model is considered is shown in Fig. 12 .
Since the two film capacitors connected in parallel have been used in the experiments, having the total capacitance and parasitic components' given in Table VI , the simulation parameters are set to match the corresponding experimental values. The impedance characteristics of the adopted equivalent capacitor has been previously shown in Fig. 3 . Simulated dc voltage ripple is filtered in the same way as the experimental data. Simulation results are shown in Fig. 13 for the five-phase case when m = 1/4 and ϕ = 70°. It corresponds to the experimental result shown in Fig. 8(b) . Therefore, as commented before, for the considered case, the effects of the ESR and L s on the dc-link voltage ripple are negligible.
The effect of the capacitor's parasitic components can be severe in case of the switching frequency close to the self-resonant frequency of the dc-link capacitor, as shown in Fig. 3 , but the detail analysis of this is beyond the scope of this article. Moreover, note that the results prove that when going for the higher numbers of phases, smaller capacitance can be used, which practically means that instead of large electrolytic capacitors, smaller higher quality capacitors (such as film capacitors) with lower ESR can be used. 
VI. CONCLUSION
This article presents the analysis of the dc-link voltage switching ripple in the two-level multiphase PWM VSIs with balanced load, focusing on odd phase numbers, equal or greater than three. The peak-to-peak voltage ripple amplitude is determined as a function of modulation index, amplitude of the output current and output phase angle, for the five-and seven-phase VSIs. Two popular modulation techniques (SPWM and SVM, i.e., CPWM) are considered and their effect on the voltage ripple amplitude has been discussed. Namely, it is shown that the use of the SVM results in lower voltage ripple amplitude only in the case of three-phase inverter, especially for the lower output phase angle. However, the centering performed in SVM (CPWM) has no significant influence on the voltage ripple in the case of five-, seven-and higher phase numbers.
In order to show the characteristics and distribution of the voltage ripple amplitude, the normalized function is introduced, and various diagrams are presented. Comparison is made considering different multiphase VSIs, output phase angles within the typical range for induction motors (from rated load up to no load), and the full range of modulation index. The maximum value of the peak-to-peak dc-link voltage ripple envelope is derived as a function of modulation index. Finally, the required dc-link capacitor is designed according to the voltage switching ripple requirements, providing for simple formula on the basis of phase number and output phase current. It is found that considering the same total output current (apparent power), the dc-link capacitor size can be reduced when increasing the number of phases from three up to seven. However, no further size reduction is obtained when increasing the number of phases more than seven. These findings are particularly important for the design of the multiphase power inverters especially when supplied by batteries (e.g., in electric vehicles) where the impedance of the dc source can be extremely variable, and where very careful choice of the dc-link capacitors (size and type, including parasitic properties) has to be made.
Theoretical developments are verified by the numerical simulations and experimental tests for the two-level five-phase and two-level seven-phase VSIs supplying a balanced load. In all considered cases, a very good agreement is achieved.
